University of Swaziland

Department of Computer Science

Supplementary Examination

July 2014

TITLE OF PAPER:

COMPUTER ORGANISATION II

COURSE NUMBER:

CS 341

TIME ALLOWED:

3 HOURS

INSTRUCTIONS:

ANSWER ONE QUESTION FROM SECTION A ANSWER THREE QUESTIONS FROM SECTION B

This examination paper should not be opened until the invigilator grants permission.

SECTION A


Question 1 (COMPULSORY)

- A) An instruction set has 4 bits for *opcode* and 32 bits for addresses. What percentage change in instructions and memory resolution results if the *opcode* is increased by 2 bits without altering the instruction length (by taking bits from address portion). [4]
- B) Identify the addressing mode described by the features below:
 - i). The data is part of the instruction. A constant. This can be combined with other addressing modes. [2]
 - ii). The data we need is in memory. A register contains the address of the data. We specify a register. The register is a pointer to memory. [2]
 - iii). The data we need is in memory. A register contains an address. The data is at a known offset from the address. We specify a register and an offset. [2]
- C) What is addressing orthorgonality?

[2]

D) Convert the infix formula (a+cd)/(cy-4) to postfix

- [5]
- E) Create a free-list for the disk shown in (b) below. Occupied blocks are marked with a number. [8]



SECTION B (ANSWER ANY THREE QUESTIONS FROM THIS SECTION)

Question 2

 A) Describe the 3 differences between programmed I/O and DMA I/O B) Describe, with the aid of diagrams, the following allocation algorithms: i. First fit 	[6]		
ii. Best fit			
iii. Worst fit	[9]		
C) Assume you have an expanding <i>opcode</i> that supports the following formats, with a register:	3 bit		
4 instructions with 3 registers			
255 instructions with one register			
16 instructions with zero registers			
i. How many opcodes, in total, does the preceding require?	[3]		
ii. How many bits does the <i>opcode</i> require to support the 3 formats?	[3]		
D) Explain, using a suitable illustration, how semaphores work	[4]		
Question 3			
Describe, the following, using correct terminology and appropriate illustrations, :			
A) Segmentation.	[10]		
Paging.			
C) Paged segmentation.			

Question 4

	a)	A program takes 10 months to write in a high level language and takes 100 seconds to complete it's task. Two modules are responsible for 30% and 20% of the execution time of the program, respectively. These modules are of roughly equal complexity and account for 10% (each) of the total development effort. The compiler used can produce symbolic assembly language, so it only takes twice as long to tune the assembly language version as it took to write it initially. The anticipated speed up is a factor of two for each module.			
,		i.	Can both modules be optimized prior to the one year ship date (two more months)?	[7]	
1		ii.	What is the anticipated execution time after the tuning has been performed? (even if it is past the deadline)	[6]	
	b)	Synt	ax and Semantic error messages refer to source code line numbers.		
		i. ii.	How are these numbers affected by Macro Expansion? Should error messages be produced during the first pass or the second pass? can you say?)	[4] (or [4]	
	c)	Desc	cribe static binding giving an advantage and a disadvantage.	[4]	
Qu	iest	ion 5			
	a)	Usin para	ng Amdahl's law on a given program which has 50% sequential code and 50% llel:)	
			What is the speed up anticipated with two processors?	[5]	
		iii.	What about 4 processors? How many processors would result in a 4-fold speedup?	[4] [4]	
	,		(4) CPUs are connected by a bus whose bandwidth is r MB/sec, by what age has the bandwidth changed if the system is scaled to 22 CPUs.	[6]	
	,		ose that for technical reasons it is only possible for a snooping cache to snoopess lines, not data lines. Would this change affect the <i>write through</i> protocol?	•	
EN	D (OF EX	XAM TOTAL: 100 MARKS		