# UNIVERSITY OF SWAZILAND <br> SUPPLIMENTERY EXAMINATION, SECOND SEMESTER <br> JULY 2013 

FACULTY OF SCIENCE AND ENGINEERING

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

## TITLE OF PAPER: ANALOGUE DESIGN III COURSE CODE: EE421

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

1. There are five questions in this paper. Answer any FOUR questions. Each question carries $\mathbf{2 5}$ marks.
2. If you think not enough data has been given in any question you may assume any reasonable values.
3. Some useful formulas are given in the last page.

THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN BY THE INVIGILATOR

## OUESTION ONE (25 marks)

A differential amplifier circuit is shown in Figure-Q1. Assume that the $V_{B E}=0.6 \mathrm{~V}$ and the transistors are matched with $\beta=100$.


Figure-Q1
(a) Find the following under the quiescent conditions.
(i) Collector voltage of $Q_{2}$.
(ii) Base voltage of $Q_{1}$ and $Q_{2}$.
(b) Draw the differential half circuit for ac signals and calculate the differential voltage gain $\frac{v_{o}}{v_{d}}$ deriving any formula you use.
(7 marks)
(c) Draw the common mode half circuit for ac signals and find the common mode gain at the output $v_{0}$. Hence calculate the CMRR in dB . Derive any formula you use.
(d) Find the differential input resistance and the differential output resistance.

## QUESTION TWO (25 marks)

(a) A Widlar current source is shown in Figure-Q2(a). The transistors $Q_{1}$ and $Q_{2}$ are matched and of high gain type.
(i) Find a relationship between $I_{o}, R, R_{S}$ and $V_{C C}$.
(6 marks)
(ii) Design this current source for $I_{o}=150 \mu \mathrm{~A}$, if the $V_{C C}=12 \mathrm{~V}$. Assume that for the transistors, when the $V_{B E}=0.6 \mathrm{~V}$, the $I_{C}=0.76 \mathrm{~mA}$.
(iii) What is the output resistance $R_{o}$, if the $V_{A}=100 \mathrm{~V}$ and the $\beta=100$ ?
(2 marks)


Figure-Q2(a)


Figure-Q2(b)
(b) Consider the current mirror shown in Figure-Q2(b). Some of the process parameters of the devices are given below.

$$
\begin{array}{llll}
L_{1}=L_{2}=5 \mu m & W_{1}=20 \mu m & W_{2}=60 \mu m & V_{t}=2 V \\
\mu C_{o x}=50 \frac{\mu A}{V^{2}} & V_{A}=75 \mathrm{~V} & &
\end{array}
$$

(i) Find the value of $V_{G}$ for an output current of $I_{o}=200 \mu \mathrm{~A}$.
(4 marks)
(ii) Calculate the value of $I_{\text {ref }}$, when the $I_{o}=200 \mu \mathrm{~A}$.
(4 marks)
(iii) When $V_{o}=10 \mathrm{~V}$, estimate the output current $I_{o}$ for the value of $I_{\text {ref }}$ in (ii) above.

## QUESTION THREE ( 25 marks)

A circuit of a cascode BJT amplifier is shown in Figure-Q3.


Figure-Q3
(i) Show that the collector current of $Q_{1}$ is 1.15 mA . Hence find the collector current and emitter voltage of each transistor at the quiescent conditions, assuming that the transistors are of high gain.
(10 marks)
(ii) Find an expression for the mid-band gain $\frac{v_{0}}{v_{s}}$, and calculate its value. Neglect the effect of $r_{o}$ and assume that the $\beta=100$.
(iii) Estimate the values of $R_{i n}$ and $R_{o}$.

## QUESTION FOUR ( 25 marks)

(a) An IC amplifier is shown in Figure-Q4(a). Assume that the transistors are of high gain and matched.
Assuming that the $V_{A}=100 \mathrm{~V}, \beta=100$ and $V_{B E}=0.6 \mathrm{~V}$ for all transistors, find
(i) the collector current of $Q_{3}$.
(ii) an expression for the voltage gain $\frac{v_{o}}{v_{\text {in }}}$ and calculate its value.
(iii) the input impedance $R_{i n}$ and the output impedance $R_{0}$.


Figure-Q4(a)


Figure-Q4(b)
(b) A circuit of an enhancement type NMOS amplifier is shown in Figure-Q4(b). Some useful parameters of the devices used in the circuit, are shown below.

$$
\begin{array}{llll}
W_{1}=100 \mu m & W_{2}=10 \mu m & V_{t}=1 V & \mu C_{o x}=150 \frac{\mu A}{V^{2}} \\
L_{1}=10 \mu m & L_{2}=40 \mu m & &
\end{array}
$$

(i) Find the drain current of $Q_{2}$ when a dc voltage of 1.5 V is applied to $v_{i n}$. What is the value of $v_{o}$ in this case?
(4 marks)
(ii) Draw the small signal equivalent circuit. Then derive an expression for the voltage gain $\frac{v_{o}}{v_{i n}}$ and calculate its value.

## QUESTION FIVE ( 25 marks)

Consider the voltage regulator circuit shown in Figure-Q5.


Figure-Q5
You may assume that the $V_{B E}=0.6 \mathrm{~V}$.
(i) Find the minimum and maximum output voltage.
(ii) Find the maximum power dissipation of $Q_{2}$ if the maximum load current is $2 A$.
(iii) Draw the circuit of an active current limit for this regulator. Find the values and the power ratings of the resistor(s) used in your current limit circuit. Assume a maximum load current of 2 A .
(iv) Find the values of $R_{3}$ and $R_{4}$ using the following data.
$\beta_{Q 2}=20$
Min. zener current $=5 \mathrm{~mA}$
min . collector current of $Q_{1}=6 \mathrm{~mA}$
max. load current $=2 A$
(5 marks)
(v) Determine the maximum power dissipation of $R_{3}, R_{4}$ and the zener diode.

## 1. SOME USEFUL MOSFET EQUATIONS

$$
\begin{aligned}
& i_{D}=\mu_{n} C_{o x} \frac{w}{L}\left[\left(v_{G S}-v_{t}\right) v_{D S}-\frac{1}{2} v_{D S}^{2}\right] \text { in triode region } \\
& i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{w}{L}\left(v_{G S}-v_{t}\right)^{2} \text { in saturation region } \\
& i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{w}{L}\left(v_{G S}-v_{t}\right)^{2}\left(1+\lambda v_{D S}\right) \text { in saturation region with Channel Modulation effect } \\
& V_{A}=\frac{1}{\lambda}
\end{aligned}
$$

2. Unless otherwise stated $V_{B E(O N)}=0.6 \mathrm{~V}$ and $V_{T}=0.025 \mathrm{~V}$.
