# University of Swaziland Faculty of Science and Engineering Department of Electrical and Electronic Engineering <br> Main Examination 2013 

## Title of Paper: Analogue Design I

Course Number: EE321

Time Allowed: $\quad 3 \mathrm{hrs}$

## Instructions:

1. Answer any four (4) questions.
2. Each question carries 25 marks.

This paper should not be opened until permission has been given by the invigilator.

This paper contains seven (7) pages including this page.

## Question 1

a) Write some notes on the advantages of tuned amplifiers.
[6]
b) For Fig. 1(b) below, use the following parameters: $R_{B}=330 k \Omega, R_{L}=5 k \Omega, R_{\text {sig }}=5 k \Omega$, $I_{C}=1.3 \mathrm{~mA}, V_{T}=25 \mathrm{mV}$ and $\beta=100$.


Fig. 1(b)
i) Draw the small signal model of the circuit.
ii) Calculate the value of $R_{C}$ so that the overall gain, $G_{v}=\frac{v_{o}}{v_{s i g}}=-27 \mathrm{~V} / \mathrm{V}$.
c) A particular small geometry BJT has $f_{T}=5 \mathrm{GHz}$ and $C_{\mu}=0.1 \mathrm{pF}$ when operated at $I_{C}=0.5 \mathrm{~mA}$ and $V_{T}=25 \mathrm{mV}$.
i) Find $g_{m}$
ii) When $\beta=150$, find $r_{\pi}$ and $f_{\beta}$.
d) What is the frequency of oscillation of the astable multivibrator circuit shown in Fig. 1(d) below, where $V_{C C}=+5 V,-V_{E E}=-5 V, R_{1}=6.8 k \Omega, R_{2}=6.8 k \Omega, R=10 \mathrm{k} \Omega$ and $C=0.001 \mu F$.


Fig. 1(d)

## Question 2

a) Consider the emitter-follower amplifier of Fig. 2(a) for $I=1 \mathrm{~mA}, \beta=100, V_{T}=25 \mathrm{mV}$, $R_{B}=100 k \Omega, R_{s i g}=20 k \Omega$ and $R_{L}=1 k \Omega$.


Fig. 2(a)
i) Find $R_{i n}$
ii) Find $\frac{v_{o}}{v_{\text {sig }}}$
b) Using an op-amp, design an inverting low-pass amplifier circuit which has an input resistance of $10 k \Omega$, a low frequency voltage gain of -10 , and a pole frequency of 10 kHz . Draw the appropriate diagram for your low-pass filter amplifier circuit.
c) A compensating capacitor of 1000 pF has a maximum charging current of 1 mA . What is the slew rate?
d) What is the importance of amplifier compensation?

## Question 3

a) Consider the common-emitter amplifier shown in Fig. 3(a) under the following conditions: $R_{s i g}=5 k \Omega, R_{1}=33 k \Omega, R_{2}=22 k \Omega, R_{E}=3.9 k \Omega, R_{C}=4.7 \mathrm{k} \Omega, R_{L}=5.6 \mathrm{k} \Omega$, $V_{C C}=5 \mathrm{~V}, r_{o}=300 \mathrm{k} \Omega, \beta=120$, dc collector current, $I_{C}=0.3 \mathrm{~mA}, V_{T}=25 \mathrm{mV}$, $C_{\mu}=1 p F, f_{T}=700 \mathrm{MHz}$ and $r_{x}=50 \Omega$. Find:
i) $C_{n}$
ii) The upper 3-dB frequency, $f_{H}$.


Fig. 3(a)
b) A coil having an inductance of $10 \mu \mathrm{H}$ is intended for applications around 1 MHz . Its $Q_{L}$ is specified to be 200 .
i) Find the equivalent parallel resistance, $R_{p}$. ,
ii) What is the value of the capacitor required to produce resonance at 1 MHz ?
c) Suppose an amplifier has a differential mode gain of $2500 \mathrm{~V} / \mathrm{V}$ and a CMRR of 80 dB . What is the output voltage if $v_{1}=5.001 \mathrm{~V}$ and $v_{2}=4.999 \mathrm{~V}$ ?

## Question 4

a) For the amplifier shown in Fig. 4(a), let $V_{T}=25 \mathrm{mV}, \beta=100, I_{C}=0.245 \mathrm{~mA}$, $R_{s i g}=1 k \Omega, R_{1}=160 k \Omega, R_{2}=300 k \Omega, R_{C}=22 k \Omega, R_{e}=3 k \Omega$ and $R_{L}=100 k \Omega$. Find the values of:
i) $R_{i n}$
ii) $\frac{v_{o}}{v_{\text {sig }}}$
iii) What special name is given to resistor $R_{e}$ ?


Fig. 4(a)
b) Write some short notes on Synchronous tuning; also include a basic circuit diagram showing the synchronously tuned amplifier and the frequency response of this amplifier.
c) The op-amp in the bistable circuit shown in Fig. 4(c) has output saturation voltages of $\pm 13 \mathrm{~V}$. Design the circuit to obtain threshold voltages of $\pm 5 \mathrm{~V}$. For $R_{1}=10 \mathrm{k} \Omega$, find the value required for $R_{2}$.


Fig. 4(c)

## Question 5

a) Compare the properties of a common-emitter and a common-base amplifier.
b) Derive an expression for the voltage gain for Fig. 5(b). Assume both transistors are well matched.


Fig. 5(b)
c) For the noninverting amplifier in Fig. 5(c) derive an expression its open loop gain, $A_{v}=\frac{V_{\text {out }}}{V_{\text {in }}}$.


Fig. 5(c)
d) Design the voltage divider biased network of Fig. $5(\mathrm{~d})$ to give $V_{C E}=5 V$ and $I_{C}=750 \mu \mathrm{~A}$. Take $\beta=100, V_{B E}=0.7 V, V_{C C}=15 \mathrm{~V}, I_{2}=10 I_{B}, I_{1}=9 I_{B}$. Consider standard E12 range resistors for your final design.


Fig. 5(d)

