# UNIVERSITY OF SWAZILAND <br> MAIN EXAMINATION, FIRST SEMESTER DECEMBER 2014 

FACULTY OF SCIENCE AND ENGINEERING

## DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

## TITLE OF PAPER: ANALOGUE DESIGN III COURSE CODE: EE421

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

1. There are five questions in this paper. Answer any FOUR questions. Each question carries $\mathbf{2 5}$ marks.
2. If you think not enough data has been given in any question you may assume any reasonable values.
3. Some useful formulas are given in the last page.

## THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN BY THE INVIGILATOR

## QUESTION ONE ( 25 marks)

A BJT differential amplifier is shown in Figure-Q1.


Figure-Q1
(a) When there is no input signal, the collector currents in each of the transistors $Q_{1}$ and $Q_{2}$ are $1.2 m A$. Assuming that the transistors are of high gain type and matched, calculate the values of $R_{1}, R_{2}, R_{3}$ and $R_{4}$. Hence select practical values for these resistors from the $E 12$ range. You may use,

Collector voltage of $Q_{1}$ and $Q_{2} \approx 5.5 \mathrm{~V}$
Emitter voltage of $Q_{3} \approx-10 \mathrm{~V}$
(b) (i) If two dc voltages $V_{B 1}$ and $V_{B 2}$ are applied to the base of $Q_{1}$ and $Q_{2}$ respectively, show that the emitter current of $Q_{1}$ is given by, $\frac{2.4}{1+e^{40 V_{D}}} m A$ where $V_{D}=\left(V_{B 2}-V_{B 1}\right)$ volts. You may assume that $\propto=1$.
(ii) Evaluate the collector current and the collector voltage of $Q_{1}$ and $Q_{2}$, if $V_{B 1}=100 \mathrm{mV}$ and $V_{B 2}=80 \mathrm{mV}$.
(c) If $V_{C E(\text { sat })}=0.2 \mathrm{~V}$ for the three transistors, find the maximum and minimum common mode input voltages.

## QUESTION TWO ( 25 marks)

An enhancement mode NMOS amplifier shown in Figure-Q2. Assume that the devices $Q_{1}$ and $Q_{2}$ are matched.


Figure-Q2
(a) When no ac signal is present, calculate the differential input voltage applied if the drain voltage of $Q_{2}$ is 12 V .
(b) Draw the differential half circuits for the ac signals and derive expressions for the voltage gains $\frac{v_{01}}{v_{d}}, \frac{v_{02}}{v_{d}}, \frac{v_{0}}{v_{d}}$ and calculate their values. The differential input signal voltage is denoted by $v_{d}$ and assume that the bias voltages $V_{1}=V_{2}=0$.
(c) If a common mode input signal $v_{c m}$ is applied, derive an expression for the common mode gain $\frac{v_{o 1}}{v_{c m}}$ using the half circuits and find its value. What is the CMRR of this circuit?
(7 marks)
(d) When fabricating this circuit, a mismatch is found in $R_{1}, R_{2}, Q_{1}$ and $Q_{2}$. Estimate the resulting input offset voltage using the following data.

Tolerance in resistors $= \pm 2 \%$
Tolerance in $\left(\frac{W}{L}\right)$ ratio $= \pm 5 \%$

## OUESTION THREE (25 marks)

(a) A circuit of a BJT current source with matched transistors is shown in Figure-Q3(a). You may assume that the $\beta=40$ and $V_{A}=75 \mathrm{~V}$.
(i) In a diagram, mark the currents in all transistors in terms of $I_{O}$ and $\beta$. Hence derive an expression for the current $I_{0}$.
(6 marks)
(ii) Calculate the values of $R_{1}$ and $R_{2}$ if the output current $I_{O}=1.2 \mathrm{~mA}$.
(4 marks)
(iii) What is the output resistance $R_{o}$ ? If the output voltage $V_{O}=5 \mathrm{~V}$, find the actual value of the output current $I_{0}$.
(7 marks)


Figure-Q3(a)


Figure-03(b)
(b) A current mirror implemented with NMOS devices is shown in Figure-Q3(b). Some useful data regarding this circuit is given below.
$L_{1}=L_{2}=5 \mu \mathrm{~m}$
$W_{2}=50 \mu \mathrm{~m}$
$\left|V_{t}\right|=2 V$
$\mu C_{O X}=60 \frac{\mu A}{V^{2}}$
$V_{A}=75 \mathrm{~V}$
$I_{o}=200 \mu \mathrm{~A}$
$I_{\text {ref }}=40 \mu \mathrm{~A}$
(i) Calculate the value of $W_{1}$ proving any formula you use.
(ii) Find the value of the resistance $R$.

## QUESTION FOUR ( 25 marks)

(a) An integrated circuit amplifier is shown in Figure-Q4(a). Assume that the transistors are of high gain and matched. You may assume that the $\beta=100$ and $V_{A}=75 \mathrm{~V}$.
(i) Identify the function of $Q_{1}$ and $Q_{3}$. Calculate the collector current of $Q_{1}$ at no signal.
(3 marks)
(ii) Derive an expression for the voltage gain $\frac{v_{o}}{v_{i n}}$ and calculate its value.
(iii) If this amplifier drives a load of $100 k$, what is the resulting voltage gain?
(iv) Derive the input impedance $R_{\text {in }}$ and the output impedance $R_{o}$.


Figure-Q4(a)


Figure-Q4(b)
(b) An amplifier implemented with enhancement type NMOS transistors is shown in FigureQ4(b). Some useful device parameters are given below.

$$
\begin{array}{lllll}
W_{1}=150 \mu m & L_{1}=20 \mu m & W_{2}=15 \mu m & L_{2}=80 \mu m & V_{t}=2 V \\
\mu C_{O X}=200 \frac{\mu A}{V^{2}} & & &
\end{array}
$$

(i) Calculate the drain current of $Q_{1}$, if $V_{O}=6 \mathrm{~V}$ at no signal. Also find the dc input voltage required in this case. Prove any formula you use.
(ii) Draw the small signal equivalent circuit for the amplifier. Hence derive an expression for the voltage gain $\left(\frac{v_{0}}{v_{i n}}\right)$ and calculate its value.

## QUESTION FIVE ( 25 marks )

A voltage regulator circuit is shown in Figure-Q5.


Figure-Q5
(i) Calculate the output voltage range of this regulator.
(6 marks)
(ii) Show a circuit of an active current limit for this circuit. Also find the values of the resistor(s) with power ratings in your circuit assuming a maximum load current of $1.5 A$.
(iii) Calculate the maximum power dissipation in $Q_{2}$ for a maximum load current of 1.5 A .
(iv) Find the values of $R_{1}$ and $R_{2}$ for the following data, maximum load current $=1.5 \mathrm{~A}$
minimum collector current of $Q_{1}=10 \mathrm{~mA}$
minimum current of zener diode $=5 \mathrm{~mA}$

$$
\beta_{Q 2}=15
$$

(v) Find the maximum power dissipation in $R_{1}, R_{2}$ and the zener diode.

## 1. SOME USEFUL MOSFET EQUATIONS

$$
\begin{aligned}
& i_{D}=\mu_{n} C_{o x} \frac{w}{L}\left[\left(v_{G S}-v_{t}\right) v_{D S}-\frac{1}{2} v_{D S}^{2}\right] \text { in triode region } \\
& i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{w}{L}\left(v_{G S}-v_{t}\right)^{2} \text { in saturation region } \\
& i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{w}{L}\left(v_{G S}-v_{t}\right)^{2}\left(1+\lambda v_{D S}\right) \text { in saturation region with Channel Modulation effect } \\
& V_{A}=\frac{1}{\lambda}
\end{aligned}
$$

2. Unless otherwise stated $V_{B E(O N)}=0.6 \mathrm{~V}$ and $V_{T}=0.025 \mathrm{~V}$.
