# UNIVERSITY OF SWAZILAND <br> MAIN EXAMINATION, FIRST SEMESTER <br> DECEMBER 2016 

FACULTY OF SCIENCE AND ENGINEERING
DEPARTMENT OF ELECTRICAL AND ELECTRONIC
ENGINEERING

## TITLE OF PAPER: ANALOGUE DESIGN III COURSE CODE: EE421

TIME ALLOWED: THREE HOURS

## INSTRUCTIONS:

1. There are five questions in this paper. Answer any FOUR questions. Each question carries $\mathbf{2 5}$ marks.
2. If you think not enough data has been given in any question you may assume any reasonable values.
3. Some useful formulas are given in the last page.

## THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN BY THE INVIGILATOR

THIS PAPER CONTAINS SEVEN (7) PAGES INCLUDING THIS PAGE

## QUESTION ONE (25 marks)

Consider the NMOS differential amplifier shown in Figure-Q1. The devices $Q_{1}$ and $Q_{2}$ are matched.


Figure-Q1
(a) Calculate the drain current of each device at no input signal and hence calculate the drain voltages of $Q_{1}$ and $Q_{2}$.
(b) If $V_{1}=V_{2}=5 \mathrm{~V}$ is maintained as the dc bias voltage, find the drain voltage of $Q_{3}$.
(3 marks)
(c) Draw the common mode half circuits and derive an expression for the common mode gain with respect to a single output.
(d) Calculate the common mode gain in (c) in dB.
(e) What is the common mode gain over the output denoted by $\nu_{0}$ ? Find its value in dB if $R_{1}$ and $R_{2}$ are having a tolerance of $\pm 2 \%$.

Note: You may assume that,
(i) the output impedance of the current source $\approx\left[r_{o}+R_{s}+g_{m} r_{o} R_{s}\right]$, and
(ii) $V_{A}=50 \mathrm{~V}$, in terms of usual notation.

## QUESTION TWO (25 marks)

Consider the BJT cascode amplifier shown in Figure-Q2.

(a) Assuming that the transistors are identical and of high gain type, find the collector currents and collector voltage of each transistor.
(6 marks)
(b) You may use the parameters of the devices $Q_{1}$ and $Q_{2}$, which are given below with usual notation.
$\beta=100 \quad C_{\pi}=16 p F \quad C_{\mu}=4 p F \quad r_{o}=\gg$
(i) Derive an expression for the mid-band gain $\frac{v_{o}}{v_{s}}$ and calculate its value.
(ii) Calculate the upper cut off frequency $f_{H}$ using the Miller's components.
(iii) Find the unity gain crossover frequency $f_{T}$ of the amplifier.

## QUESTION FOUR ( 25 marks)

(a) In the IC amplifier shown in Figure-Q4(a), the transistors are of high gain and matched.

Assuming that the $V_{A}=100 \mathrm{~V}, \beta=100$ for all transistors, find
(i) the collector current of $Q_{2}$ at no signal.
(ii) an expression for the voltage gain $\frac{v_{o}}{v_{i n}}$ and calculate its value.
(iii) the input impedance $R_{i n}$ and the output impedance $R_{o}$.

(b) Consider the MOS amplifier shown in Figure-Q4(b). The devices $Q_{1}$ and $Q_{2}$ are of enhancement type and depletion type respectively. You may assume the following data.

$$
\begin{array}{llrrr}
W_{1}=150 \mu m & L_{1}=5 \mu m \\
V_{t D}=-3 V & \left.\mu C_{O X}=100 \frac{\mu A}{V^{2}} \quad W_{2}=10 \mu m \quad V_{A} \right\rvert\,=80 \mathrm{~V} & X=0.2 & L_{t E}=2 V \\
\end{array}
$$

(i) Find the bias current in $Q_{1}$ at no signal.
(ii) Draw the small signal equivalent circuit including the body effect and the output resistance of the devices. Hence derive the voltage gain $\left(\frac{v_{o}}{v_{i}}\right)$ and find its value. The input biasing scheme is omitted for simplicity.

## QUESTION FIVE ( 25 marks)

A circuit of a linear voltage regulator is shown in Figure-Q5.


Figure-Q5
(a) Calculate the minimum and maximum output voltage.
(b) Find the guaranteed maximum output current specification if the maximum allowable power dissipation of $Q_{2}$ is $25 W$.
(c) Calculate the values of $R_{1}$ and $R_{2}$ and then select resistors from E12 range using the following data. You may assume usual notation.

$$
\begin{array}{ll}
\beta_{Q 2}=25 & I_{C 1}(\text { minimum })=6 m A \\
I_{Z}(\text { minimum })=8 m A & I_{L}(\max )=2 A
\end{array}
$$

(6 marks)
(d) Design an active current limit circuit for this regulator, which will limit the output current to $2 A$. Draw your circuit showing the component values.
(5 marks)
(e) Calculate the expected maximum and minimum efficiency of the regulator circuit in Figure-Q5, at a load current of $2 A$.

## 1. SOME USEFUL MOSFET EQUATIONS

$i_{D}=\mu_{n} C_{o x} \frac{W}{L}\left[\left(v_{G S}-v_{t}\right) v_{D S}-\frac{1}{2} v_{D S}^{2}\right]$ in triode region
$i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(v_{G S}-v_{t}\right)^{2}$ in saturation region
$i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(v_{G S}-v_{t}\right)^{2}\left(1+\lambda v_{D S}\right)$ in saturation region with Channel Modulation effect

$$
V_{A}=\frac{1}{\lambda}
$$

2. Unless otherwise stated $V_{B E(O N)}=0.6 \mathrm{~V}$ and $V_{T}=0.025 \mathrm{~V}$.
