# UNIVERSITY OF SWAZILAND 

## SUPPLIMENTERY EXAMINATION

JULY 2017

## FACULTY OF SCIENCE AND ENGINEERING

## DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

## TITLE OF PAPER: ANALOGUE DESIGN III COURSE CODE: EE421

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

1. There are four questions in this paper. Answer all FOUR questions. Each question carries $\mathbf{2 5}$ marks.
2. If you think not enough data has been given in any question you may assume any reasonable values.
3. Some useful formulas are given in the last page.

THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN BY THE INVIGILATOR

## QUESTION ONE ( 25 marks)

Consider the differential amplifier circuit is shown in Figure-Q1. The transistors are matched and $\beta=125$.


Figure-Q1
(a) Under quiescent conditions, calculate the collector voltage and the base voltage of $Q_{1}$. (8 marks)
(b) Draw the differential half circuit for ac signals. Derive an expression for the differential voltage gain $\frac{v_{o}}{v_{d}}$ and calculate its value. Assume that $v_{d}=\left(v_{1}-v_{2}\right)$.
(8 marks)
(c) Find the common mode gain at the output $v_{o}$ deriving any formula you use. Hence calculate the CMRR in dB .

## QUESTION TWO ( 25 marks)

(a) In the Widlar current source shown in Figure-Q2(a), the transistors $Q_{1}$ and $Q_{2}$ are matched and of high gain type.
(i) Find a relationship between $I_{o}$ and $I_{\text {ref }}$.
(4 marks)
(ii) If the power supply used is 10 V , show how you are going to implement this current source for $I_{o}=125 \mu \mathrm{~A}$. Assume that for the given transistors, when the $V_{B E}=0.62 \mathrm{~V}$, the $I_{C}=0.73 \mathrm{~mA}$.
(5 marks)
(iii) Calculate the output resistance $R_{o}$, if the $V_{A}=80 \mathrm{~V}$ and the $\beta=100$.
(4 marks)


Figure-Q2(a)


Figure-Q2(b)
(b) Consider the current mirror shown in Figure-Q2(b). Some of the process parameters of the devices are given below.
$L_{1}=L_{2}=5 \mu \mathrm{~m} \quad W_{1}=25 \mu \mathrm{~m} \quad W_{2}=50 \mu \mathrm{~m} \quad V_{t}=2 \mathrm{~V}$
$\mu C_{o x}=60 \frac{\mu A}{V^{2}} \quad V_{A}=80 \mathrm{~V} \quad I_{o}=150 \mu \mathrm{~A}$
(i) Find the voltage $V_{G}$.
(4 marks)
(ii) Calculate the value of $I_{r e f}$.
(4 marks)
(iii) If $V_{o}=12 \mathrm{~V}$, estimate the output current for the case (ii) above.

## QUESTION THREE ( 25 marks)

(a) Consider the IC amplifier shown in Figure-Q3(a). Assume that the transistors are of high gain and matched. You may assume that the $V_{A}=80 \mathrm{~V}$ and $\beta=125$. Find,
(i) the collector current of $Q_{3}$.
(ii) an expression for the voltage gain $\frac{v_{o}}{v_{S}}$ and calculate its value.
(iii) the input impedance $R_{\text {in }}$ and the output impedance $R_{o}$.


Figure-Q3(a)


Figure-Q3(b)
(b) An enhancement type NMOS amplifier is shown in Figure-Q3(b). Some useful parameters of the devices used are,

$$
\begin{array}{lll}
W_{1}=120 \mu m & W_{2}=10 \mu m & V_{t}=1 V \quad \mu C_{O X}=200 \frac{\mu A}{V^{2}} \\
L_{1}=10 \mu m & L_{2}=50 \mu m &
\end{array}
$$

(i) Find the drain current of $Q_{2}$ if a dc voltage of 1.6 V is applied to $v_{\text {in }}$. Calculate the value of $v_{o}$ for this case.
(ii) Draw the small signal equivalent circuit. Derive an expression for the voltage gain $\frac{v_{o}}{v_{i n}}$ and calculate its value. Use that $V_{A}=80 \mathrm{~V}$.

## QUESTION FOUR (25 marks)

Consider the voltage regulator circuit shown in Figure-Q4.


Figure-Q4
(i) Find the minimum and maximum output voltage.
(6 marks)
(ii) If the maximum possible power dissipation of $Q_{2}$ is 18 W , find the load current specification of the regulator.
(3 marks)
(iii) Show how you are going to implement an active current limit for a maximum load current of 1.5 A . Give the specifications of the components required.
(iv) If $\beta_{Q 2}=25$, calculate the maximum possible power dissipation in $R_{3}, R_{4}$ and in the zener diode.
(v) Estimate the minimum efficiency of the regulator, neglecting any current limit arrangement.

## 1. SOME USEFUL MOSFET EQUATIONS

$i_{D}=\mu_{n} C_{o x} \frac{W}{L}\left[\left(v_{G S}-v_{t}\right) v_{D S}-\frac{1}{2} v_{D S}^{2}\right]$ in triode region
$i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(v_{G S}-v_{t}\right)^{2}$ in saturation region
$i_{D}=\frac{1}{2} \mu_{n} C_{o x} \frac{W}{L}\left(v_{G S}-v_{t}\right)^{2}\left(1+\lambda v_{D S}\right)$ in saturation region with Channel Modulation effect $V_{A}=\frac{1}{\lambda}$
2. Unless otherwise stated $V_{B E(O N)}=0.6 \mathrm{~V}$ and $V_{T}=0.025 \mathrm{~V}$.

