UNIVERSITY OF SWAZILAND SUPPLEMENTERY EXAMINATION, JULY 2018

FACULTY OF SCIENCE AND ENGINEERING

DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING

TITLE OF PAPER: INTRODUCTION TO PROGRAMMABLE ARRAYS AND MICROCONTROLLERS

COURSE CODE: EEE324

TIME ALLOWED: THREE HOURS

INSTRUCTIONS:

- 1. There are four questions in this paper. Answer all FOUR questions. Each question carries 25 marks.
- 2. If you think not enough data has been given in any question, you may assume any reasonable values stating your assumptions in each case.
- 3. You may find some useful data at the end of the paper.

THIS PAPER SHOULD NOT BE OPENED UNTIL PERMISSION HAS BEEN GIVEN BY THE INVIGILATOR

THIS PAPER CONTAINS FIVE (5) PAGES INCLUDING THIS PAGE

QUESTION ONE (25 marks)

(a) Draw a circuit of a single bit RAM cell using a latch and basic gates.

(3 marks)

me in the

 (b) Show with the aid of a diagram with enough details, how you are going to implement a 2K x 8 RAM memory using 1K x 8 RAM chips.
 Assume that the 1K x 8 RAM chips have address, data input, data output (3-state),

enable and R/\overline{W} lines.

(7 marks)

(c) Implement the following logic functions using a PLA with <u>four</u> product terms.

 $A(x, y, z) = \Sigma (1, 3, 4, 6)$

 $B(x, y, z) = \Sigma(0, 2, 5, 6)$

Provide the programming table and draw the connection map. Show the steps of your derivation.

Give the specification for the minimum size of the PLA required.

(15 marks)

QUESTION TWO (25 marks)

(a) Write the machine codes (op-codes) of the following for 16F84A.

subwf PortA,w btfss intcon,TOIF sublw .150

(5 marks)

<u>_</u> :

w.?

m. 11.

A signal of pulses is applied to the PortA(0) of a 16F84A. Draw the section of a flowchart to show, how to determine the width of the pulses in μs using TMR0. Assume that the external clock is 16MHz. Show the configurations of the relevant registers with supportive calculations.

(10marks)

- (c) A serial device supporting SPI has a maximum data rate of 200KHz. The device is connected using SPI with a 16F877 running on a 3MHz external oscillator.
 - (i) Show the settings of the SSPCON and SSPSTAT registers. You may assume low idle state of clock, data sampling at the middle of the clock period and data transfers are on the rising edge of the clock.

(6 marks)

(ii) Outline briefly what is to be done and observe when transferring data between the two devices in (i) above.

(4 marks)

QUESTION THREE (25 marks)

A microcontroller 16F84A running with a 8.19MHz crystal is considered for the following.

(a) State the steps the processor core performs when interrupted by an interrupting source.

(5 marks)

a.t

31.2

- (b) In a program, the only interrupting source is the timer. Show the contents of the INTCON register just after such an interrupt.
- (c) A program needs to generate an interrupt in every 1ms. Show the settings required in the relevant registers to implement this with justification.

(6 marks)

- (d) At each interrupt generated by the timer, PortA(0) must be high for three instruction cycle periods and then must become low.
 - (i) Draw a flow chart for the interrupt service routine (ISR).
 - (ii) State the important points generally to be followed in a ISR.

(5 marks)

(3 marks)

(6 marks)

QUESTION FOUR (25 marks)

..., ,

The ADC module of a 16F877 is used to drive two LEDs according to the level of an input analog voltage. The analog input signal is connected to PortA(0). A green LED and a red LED are connected to PortA(1) and PortA(2) respectively. The LEDs will light as,

Input Voltage V _i	Green	Red
$v_i \le 2.0V$	off	off
$2.0V < v_i \le 3.5V$	on	off
$v_i > 3.5V$	off	on

You may assume that,

 $F_{osc} = 6MHz$ $V_{ref} = internal$ resolution used = 8 bits

(a) Draw a flowchart of a subroutine with enough details which will accomplish this task.

(11 marks)

(b) Give the initial configuration of the relevant registers for this operation.


(9 marks)

(c) If the input analog voltage is 3V, write the contents of ADRESH and ADRESL registers just after a conversion.

(5 marks)

and the second second

PIC 16F84A



		· •	-
File Addre	55	F	ile Address
00h	Indirect addr. ⁽¹⁾	Indirect addr. ⁽¹⁾	8 0 h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA 🚽	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h	EEDATA	EECON1	88h
09h	EEADR	EECON2 ⁽¹⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0	8Ch
4Fh 50h		1	CFh D0h
	To the product of the surger product of the state	CONTRACTORY CONTRACTORY OF THE DATE	1

STATUS REGISTER (ADDRESS 03h, 83h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	_						bit 0

Unimplemented: Maintain as '0'

RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/Dorrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Data Page 1 of 10

PIC 16F84A

OPTION REGISTER (ADDRESS 81h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ĺ	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit 0

RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

TOSE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CK1 pin

PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

PS2:PS0: Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1 : 128

INTCON REGISTER (ADDRESS 0Bh, 8Bh)

	R/W-0	R/W-x						
I	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTE	RBIF
	bit 7							bit O

GIE: Global Interrupt Enable bit

1 = Enables all unmasked interrupts

0 = Disables all interrupts

EEIE: EE Write Complete Interrupt Enable bit

1 = Enables the EE Write Complete interrupts

0 = Disables the EE Write Complete interrupt

T0IE: TMR0 Overflow Interrupt Enable bit

1 = Enables the TMR0 interrupt

o = Disables the TMR0 interrupt

INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt

0 = Disables the RB0/INT external interrupt

RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port change interrupt

T0IF: TMR0 Overflow Interrupt Flag bit

1 = TMR0 register has overflowed (must be cleared in software)

0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit

1 = The RB0/INT external interrupt occurred (must be cleared in software)

0 = The RB0/INT external interrupt did not occur

RBIF: RB Port Change Interrupt Flag bit

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

Data Page 2 of 10

16F84A and 16F877

, , , , ,

÷ .

Mnemonic, Operands		Description	Cycles		14-Bit (Opcode)	Status	N		
		Description		MSb			LSb	Affected	Notes		
BYTE-ORIENTED FILE REGISTER OPERATIONS											
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffIf	C,DC,Z	1,2		
ANDWF	f, d	AND W with f 1 00 0101 dfff Clear f 1 00 0001 ifff ffff						Z	1,2		
CLRF	1	Clear f	00	0001	1111	ffff	z	2			
CLRW	~	Clear W 1 00 0001 0x0x x0x0						Z			
COMF	f, d	Complement f 1 00 1001 dfff ffff					Z	1,2			
DECF	f, d	Decrement f	1.	00	0011	dfff	ffff	z	1,2		
DECFSZ	ť, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3		
INCF	f, d	Increment f	1	00	1010	dfff	ffff	z	1,2		
INCFSZ	ť, d	Increment f, Skip If 0	1 (2)	00	1111	dfff	1111		1,2,3		
IORWF	ť, d	Inclusive OR W with f	1	00	0100	dfff	ffff	z	1,2		
MOVF	f, d	Move f	1	00	1000	attt	ífíí	z	1,2		
MOVWF	1	Move W to f	1	00	0000	lfff	ffff				
NOP	•	No Operation	1	00	0000	0xx0	0000				
RLF	ť, d	Rotate Left f through Carry	1	00	1101	dfff	iiii	C	1,2		
RRF	f, d	Rotate Right I through Carry	1	00	1100	dfff	ffff	C	1.2		
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	EELE	C,DC,Z	1,2		
SWAPF	f, d	Swap nibbles in f 1 00 1110 dfff ffff						1,2			
XORWF	f, d	Exclusive OR W with 1	1	00	0110	dfff	tttt	Z	1,2		
BIT-ORIENTED FILE REGISTER OPERATIONS											
BCF	ť, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2		
BSF	í, b	Bit Set f	1	01	01bb	DITI	ffff		1,2		
BTFSC	ť, b	Bit Test f, Skip If Clear	1 (2)	01	10bb	bfff	ffff		3		
BTFSS	ſ, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3		
		LITERAL AND CONTROL	OPERAT	IONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z			
ANDLW	ĸ	AND literal with W	1 11 1001 kkkk kkkk		kkkk	z					
CALL	ĸ	ll subroutine 2 10 0kkk kkkk kkkk									
CLRWDT	-	Clear Watchdog Timer	1	00			TO,PD				
GOTO	ĸ	Go to address	2	10							
IORLW	k	Inclusive OR literal with W 1 11 1000 KKkk Kkkk		z							
MOVLW	k	Move literal to W 1 11 00xx kkkk kkkk									
RETFIE	-	Return from interrupt									
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk				
RETURN	-	Return from Subroutine	2	00	0000	0000	1000				
SLEEP		Go into standby mode	1	00	0000	0110	0011	TO,PD			
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z			
XORLW	ĸ	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	z			
		(O register is medified on a function of iteal (a a	I	1)	L		

When an I/O register is modified as a function of itself (e.g., MOVF FORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

tan. -Langet en, tan.

÷٦

$\begin{array}{c cccc} \hline MCLRVPP & & 1 & 40 & & RB7/PGD \\ \hline RA0/AN0 & & 2 & 39 & & RB6/PGC \\ \hline RA1/AN1 & & 3 & 38 & & RB5 \\ \hline RA2/AN2/REF & & 4 & 37 & & RB4 \\ \hline RA3/AN3/REF & & 5 & 36 & & RB3/PGM \\ \hline RA4/T0CKI & & 6 & 35 & & RB2 \\ \hline RA4/T0CKI & & 6 & 35 & & RB2 \\ \hline RA4/T0CKI & & 6 & 35 & & RB1 \\ \hline RE0/RD/AN5 & & & 6 & & & & & & & & & & & & & & & $	PDIP				
$\begin{array}{c cccc} RA0/ANO & & & 2 \\ RA0/ANO & & & 2 \\ RA1/AN1 & & & 3 \\ \hline & & & & & & & & & & & & & & & & & &$		1 \	7		PEZECD
$\begin{array}{c cccc} RA1/AM1 & & & & & 1 \\ \hline RA1/AM1 & & & & & 1 \\ \hline RA1/AM1 & & & & & 1 \\ \hline RA1/AM1 & & & & & 1 \\ \hline RA1/REF & & & & & 1 \\ \hline RA4/TOCKI & & & & & & 1 \\ \hline RA4/TOCKI & & & & & & 1 \\ \hline RA4/TOCKI & & & & & & 1 \\ \hline RA4/TOCKI & & & & & & 1 \\ \hline RE0/RDJANS & & & & & & 1 \\ \hline RE0/RDJANS & & & & & & 1 \\ \hline RE1/WFVAN6 & & & & & 9 \\ \hline VDD & & & & & 1 \\ \hline VDD & & & & & 1 \\ \hline VDD & & & & & 1 \\ \hline VSS & & & & & 1 \\ \hline VSS & & & & & 1 \\ \hline VSS & & & & & 1 \\ \hline VSS & & & & & 1 \\ \hline CSC2/CLKOUT & & & & & 1 \\ \hline RC0/T1OSO/T1CKI & & & & & 1 \\ \hline RC1/T1OSI/CCP2 & & & & 16 \\ \hline RC2/CCP1 & & & & & 17 \\ \hline RC3/SCK/SCL & & & & & 18 \\ \hline RD0/PSP0 & & & & & 19 \\ \hline \end{array}$		- -			
$\begin{array}{c cccc} RA2/AN2/VREF & & & & & & & & & & & & & & & & & & &$		-	-		
$\begin{array}{c cccc} RA3/AN3/REF + & & & & \\ \hline \\ RA4/T0CKI & & & & \\ \hline \\ RA4/T0CKI & & & & \\ \hline \\ RA4/T0CKI & & & \\ \hline \\ RE3/RA5/S & & & \\ \hline \\ RE3/RA5/S & & & \\ \hline \\ RE3/RA5/S & & & \\ \hline \\ RE1/WFVAN6 & & & \\ \hline \\ VD0 & & & \\ \hline \\ VD0 & & \\ \hline \\ RE2/CS/AN7 & & \\ \hline \\ VD0 & & \\ \hline \\ VD0 & & \\ \hline \\ RE2/CS/AN7 & & \\ \hline \\ VD0 & & \\ \hline \\ RE11 & & \\ \hline \\ VD0 & & \\ \hline \\ RE2/CS/AN7 & & \\ \hline \\ VD0 & & \\ \hline \\ RE1/WFVAN6 & & \\ \hline \\ VD0 & & \\ \hline \\ RE1/WFVAN6 & & \\ \hline \\ RC3/CCP1 & & \\ \hline \\ RC3/SCK/SCL & & \\ \hline \\ RD0/PSP0 & & \\ \hline \\ RD0/PSP0 & & \\ \hline \\ \hline \\ RC3/SCK/SCL & \\ \hline \\ \hline \\ \hline \\ RC3/SCK/SCL & \\ \hline \\ \hline \\ \hline \\ RC3/SCK/SCL & \\ \hline \\ \hline \\ \hline \\ \hline \\ RC3/SCK/SCL & \\ \hline \\$		-	-		
$\begin{array}{c cccc} RA4/T0CKI & & & & & & & & & & & & & & & & & & &$					
$\begin{array}{c cccc} RAS/AN4/SS & & & & & & & & & & & & & & & & & & $		-		- E	
$\begin{array}{c cccc} RE0/RD/ANS & & & & B \\ RE1/RD/ANS & & & B \\ RE2/CS/AN7 & & & D \\ VDD & & & 11 \\ VSS & & & 12 \\ VSS & & & & RD6/PSP6 \\ OSC1/CLKIN & & & 13 \\ RC0/T1OS/CCP2 & & & 16 \\ RC1/T1OS/CCP2 & & & 16 \\ RC2/CCP1 & & & 17 \\ RC3/SCK/SCL & & & 18 \\ RD0/PSP0 & & & & 19 \\ \end{array}$		6	3	35 🔲 🖛 🛶	R82
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3	RASIANAISS	7	.	34 🛛 🖛 🖛	RB1
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3	REO/RD/ANS	6	<u> </u>	33 🔲 🖛 🛏	RBOANT
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3	RE1/WR/ANG	9	8	32 🛛 🖛 🗕	VDO
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3	RE2/CS/AN7	10	F :	31 🖾 🖛 🚽	Vss
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3		11	ထိုး	30 🖾 🛶 🛏	RD7/PSP7
OSC1/CLKIN → □ 13 50 28 → → RD5/PSP5 OSC2/CLKOUT □ 14 50 27 → → RD4/PSP4 RC0/T10S//CCP2 □ 15 26 → → RC7/RX/DT RC1/T10S//CCP2 □ 16 25 → RC6/TX/CK RC2/CCP1 □ 17 24 → RC5/SD0 RC3/SCK/SCL □ 18 23 → RC4/SDI/SD/ RD0/PSP0 □ 19 22 → R03/PSP3	V55	12	5 3	29 🗋 🛶 🛶	RD6/PSP6
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OSC1/CLKIN	13	Σ :	28 🗖 🛶 🖛	RD5/PSP5
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	OSC2/CLKOUT -	14	¥ :	27 🗖 🖛 🖚	RD4/PSP4
RC2/CCP1 → □ 17 24 □ → ■ RC5/SD0 RC3/SCK/SCL → □ 18 23 □ → ■ RC4/SDI/SD/ RD0/PSP0 → □ 19 22 □ → ■ R03/PSP3	RCD/T1OSO/T1CKI	15	ш. ;	26 🗖 🖛 🕳	RC7/RX/DT
RC3/SCK/SCL ← 18 23 → RC4/SDI/SD/ RD0/PSP0 ← 19 22 → RO3/PSP3	RC1/T10SI/CCP2	16	2	25	RO6/TX/CK
RD0/PSP0 - 19 22 - RD3/PSP3	RC2/CCP1 -	17		24 🗍 🛶 🛶	RC5/SDO
RD0/PSP0 - 19 22 - RD3/PSP3	RC3/SCK/SCL	18		23 🗄 🛶	RC4/SDI/SD/
		19			
RD1/PSP1 →→ □ 20 21 □ →→ RD2/PSP2	RD1/PSP1	20	-	21 1	RD2/PSP2

. . .

Data Page 4 of 10

<u>PIC 16F877</u>

SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h)

. . . .

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit O
						<u>_</u>	
SMP: Samp						*	
SPI Master i	<u>mode:</u> ta sampled at	ond of data (witnut timo		s - 1		
	ta sampled at						
SPI Slave m							
	e cleared who		d in slave mo	ie			
	er or Slave mo			ada (d00 kilia	and d BI(Im)		
	te control disa te control ena				and Fivinz)		
	lock Edge Sel	*	•	• •	.4)		
SPI mode:	IVER LUYE GE	ieci (i igure s	-z, i iguie 3-0	anut iguie a	+)		
For CKP = 0)						
	nsmitted on ri						
0 = Data tra For CKP = 1	nsmitted on fa	alling edge of	SCK				
	nsmitted on fa	alling edge of	SCK				
	nsmitted on ri						
	er or Slave mo						
1 = Input lev	reis conform t reis conform t	o SMBus spe	С				
		-					
	ddress bit (I ²) s that the last			d une dete		,	
	s that the last				s		
P: STOP bit		,,					
	nly. This bit is	cleared whe	n the MSSP n	nodule is disa	bled, SSPEN	is cleared.)	
	s that a STOP					,	
0 = STOP b	it was not det	ected last					
S: START b							
	nly. This bit is					is cleared.)	
	s that a STAR bit was not de		n delected la:		UNRESET)		
	Write bit Infon		ode oniv)				
				last address	s match. This	bit is only va	alid from the
address ma	tch to the nex					,	
In I ² C Slave	mode:						
1 = Read 0 = Write							
In I ² C Maste	er mode:						
1 = Transmi	t is in progres						
	t is not in prog	Ŷ		10///10	1988 E., 1997		
-				OF ACKEN W	ni noicate il u	ne MSSP is in	IDLE mode.
-	Address (10- s that the use			occ in the CC	DADD registe	-	
	does not nee			ess in ine 55	PADD Tegisle	I	
	ul Status bit						
	Vi and I ² C mo	des):					
1 = Receive	complete, SS	SPBUF is full					
	not complete		empty				
transmit (14)	C mode only)	•					
	nsmit in progr		t include the /	CK and STO	Phile) COP	I IF is full	

Data Page 5 of 10

<u>PIC 16F877</u>

SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0	R/W-0	RAV-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0
it 7							bit O
						a ⁿ	
VCOL: Writ laster mod	e Collision De	stect bit					
~~~		as attempted	while the I2C	conditions we	re not valid		
= No collis		•					
lave mode	•						
	-	ritten while st	ill transmitting	g the previous	word (must l	be cleared in	
software = No collis	*						
SSPOV: Re	ceive Overflo	w Indicator bi	t				
n SPI mode	<u>L</u>						
		t while SSPBL					
		read the SSPI					
	e cleared in so	t is not set, sin	nce each ope	ration is initia	lea by writing	to the SSPB	UF register.
) = No over		nina c.j					
n I ² C mode	-	6 the CODE: -	The best time to		4- 00001/C		# in Term "
		le the SSPBU ed in software		ie previous by	te. SSPOV is	a "don't care	" in Transmit
= No over		cu ni solandi c	~/				
SPEN: Syl	nchronous Se	riał Port Enab	le bit				
n SPI mode							
		s must be prop					
		d configures			the source of	of the serial po	ort pins
= Disables n I ² C mode		nd configures	tnese pins as	s i/O pon pins			
		s must be prop	oertv configur	ed as input or	outout		
		t and configur				e of the serial	port pins
) = Disables	s serial port a	nd configures	these pins as	I/O port pins			
	Polarity Selec	t bit					
n SPI mode	_	- high tourst					
	e for clock is a e for clock is a			,			
n I ² C Slave							
SCK release							
= Enable							
		c stretch). (Us	ed to ensure	data setup tin	ne.)		
n I ² C Maste Joused in th							
		nous Senal P	orf Mode Seli	ect hits			
		, clock = Fost		001 0125			
		, clock = Fosc					
		, clock = Fosc					
		, clock = $TMR$		ates constant			
		clock = SCK p clock = SCK p				used as I/O ni	n
$110 = l^2C$	Slave mode, i	7-bit address	-			acea ao no pi	
$111 = I^2C$	Slave mode.	10-bit address	5				
$000 = I^2C$	Master mode,	clock = Fosc	:/(4 * (SSPA	DD+1))			
$110 = 1^{\circ}C$	Firmware Cor	ntrolled Master	r mode (Slave	e idie) addrees with 9	STADT and C	TOD hit inter	unte enobled
$1111 = 1^2 C$	Firmware Con	trofied Master	mode 10-hit	address with	START and S	STOP bit inter	upts enabled
		101 = Reserv					

Data Page 6 of 10

### PIC16F877/876 REGISTER FILE MAP

. . .

,

,	File Address	<i>F</i>	File \ddress	,,	File Address		File Addres
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h 🚽	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h	SARAN SKILL	105h	March 199	185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h	BALLS NO	187h
PORTD ^(†)	08h	TRISD ⁽¹⁾	88h		108h	Constant and a start	188h
PORTE ⁽¹⁾	09h	TRISE ⁽¹⁾	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ct
PIR2	ODh	PIE2	8Dh	EEADR	10Dh	EECON2	18DI
TMR1L	OEh	PCON	8Eh	EEDATH	10Eh	Reserved ^{(2)#}	18Eh
TMR1H	OFh		8Fh	EEADRH	10Fh	Reserved?	18Fh
T1CON	10h	and state to perform the	90h		110h		190h
TMR2	11h	SSPCON2	91h		11'lh		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	] 13h	SSPADD	93h		113h		193h
SSPCON	] 14h	SSPSTAT	94h		114h		194h
CCPR1L	] 15h		95h		115h		195h
CCPR1H	] 16h	の著作者	96h		116h		196h
CCP1CON	] 17h		97h	General Purpose	117h	General Purpose	197h
RCSTA	18h	TXSTA	98h	Register	118h	Register	198h
TXREG	19h	SPBRG	99h	16 Bytes	119h	16 Bytes	199h
RCREG	1Ah	R MARKAR	9Ah		11Ah		19A1
CCPR2L	1Bh		9Bh		11Bh		19Bh
CCPR2H	1Ch		9Ch		11Ch		19Ct
CCP2CON	1Dh		9Dh		11Dh		19Dł
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EFt
Ţ	7Fh	accesses 70h-7Fh	F0h	accesses 70h-7Fh	170h	accesses 70h - 7Fh	1FOh
Bank 0	1 469	Bank 1	1-1-11	Bank 2	11111	Bank 3	11.470

Unimplemented data memory locations, read as '0'.
 * Not a physical register.

Note 1: These registers are not implemented on the PIC16F876.
2: These registers are reserved, maintain these registers clear.

Data Page 7 of 10

### PIC 16F877

### ADCON0 REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON
bit 7							bit 0

### ADCS1:ADCS0: A/D Conversion Glock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

#### CHS2:CHS0: Analog Channel Select bits

000 = channel 0, (RA0/AN0)

001 = channel 1, (RA1/AN1)

- 010 = channel 2, (RA2/AN2)
- 011 = channel 3, (RA3/AN3)
- 100 = channel 4, (RA5/AN4)
- 101 = channel 5, (RE0/AN5)⁽¹⁾
- 110 = channel 6, (RE1/AN6)⁽¹⁾
- 111 = channel 7, (RE2/AN7)⁽¹⁾

### GO/DONE: A/D Conversion Status bit

If ADON = 1;

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion)
- 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

Unimplemented: Read as '0'

### ADON: A/D On bit

- 1 = A/D converter module is operating
- 0 = A/D converter module is shut-off and consumes no operating current

### PIC 16F877

## ADCON1 REGISTER (ADDRESS 9Fh)

	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	(2)	1 Stranger		PCFG3	PCFG2	PCFG1	PCFG0
bi	t7		-			, <u></u>		bit 0

J.

ADFM: A/D Result Format Select bit

1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.

0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.

Unimplemented: Read as '0'

PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN7 ⁽¹⁾ RE2	AN6 ⁽¹⁾ RE1	AN5 ⁽¹⁾ RE0	AN4 RA5	AN3 RA3	AN2 RA2	AN1 RA1	AN0 RA0	VREF+	VREF-	CHAN/ Refs ⁽²⁾
0000	A	A	Α	A	A	A	A	A	VDD	Vss	8/0
0001	A	Α	Α	А	VREF+	A	Α	A	RA3	Vss	7/1
0010	D	D	D	А	Α	A	A	A	VDD	Vss	5/0
0011	D	D	D	A	VREF+	A	A	A	RA3	Vss	4/1
0100	D	D	D	D	A	D	A	A	Vod	Vss	3/0
0101	D	D	D	D	VREF+	D	A	A	RA3	Vss	2/1
011x	D	D	D	D	D	D	D	D	VDD	Vss	0/0
1000	A	Α	Α	А	VREF+	VREF-	Α	A	RA3	RA2	6/2
1001	D	D	A	А	A	A	A	A	VDD	Vss	6/0
1010	D	D	A	Α	VREF+	Α	A	A	RA3	Vss	5/1
1011	D	D	А	Α	VREF+	VREF-	Α	A	RA3	RA2	4/2
1100	D	D	D	Α	VREF+	VREF-	A	A	RA3	RA2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	Α	RA3	RA2	2/2
1110	D	D	D	D	D	D	D	A	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	A	RA3	RA2	1/2


A = Analog input D = Digital I/O


Note 1: These channels are not available on PIC16F873/876 devices.

2: This column indicates the number of analog channels available as A/D inputs and the number of analog channels used as voltage reference inputs.

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

# PIC 16F877





Data Page 10 of 10